

EMI Considerations

General Application Note 100

Revised 01MAY2002

Conducted Noise and Emissions.

This note is intended to provide additional EMI information not addressed in individual datasheets. Specifically, it provides information required by the designer to properly design the end application such that it will meet conducted noise requirements of the FCC and EN55022.

Most applications are required by regulatory agencies to meet certain maximum conducted emissions levels.

EN55022 and FCC Title 47 are typical examples of these requirements.

The following figures and associated tables show required typical connections for -48 V systems using the di/dt single and dual output converters. Refer to the figures below and the associated table following for external components used to provide compliance.




Fig. 1: Q-series single output converter mounted on a typical application board

Showing filter and all external components required to meet FCC or EN55022 Class B conducted requirements
Viewed from component side looking through Q-series converter

Note: PWB designs for modern telecommunication and data communication application boards typically use multiple layer planes of continuous copper for routing of the -48V, -48V-return, and frame ground connections within the board. Use of multiple planes decreases board losses and EMI levels.

EMI Considerations

Application Note 100

Table 1 – Single Output Converters – see Fig. 1

Circuit Reference	Description	Typical Value	Notes
F1	Input Fuse	See datasheet for individual fuse ratings. (Littelfuse, Nanofuse SMF series)	1
C _{DC1} , C _{DC2}	PWB level input common-mode EMI suppression capacitors	3300-4700 pF, ceramic, 1500-2500V.	2
C _{IN1}	Input capacitor	47 μ F aluminum electrolytic for Class B.	3
C _{IN2} , C _{IN3}	Converter level input common-mode EMI suppression capacitors	1000-4700 pF, ceramic, 1500-2500V.	8, 9, 10
SW ₁	Remote ON/OFF	Switch for controlling converter ON/OFF function. Typically a FET or opto-isolator. (Not EMI affecting component)	11
J ₁	Jumper between shield plane and system frame ground.	See notes below.	6
C _{O1}	Output bulk capacitance	Optional, typically not needed to meet EMI or datasheet specifications; however use of a 47uF ceramic can reduce output noise and ripple to less than 10 mV at full load.	7
C _{CM1} , C _{COM}	Output common-mode EMI suppression capacitors	1000-4700 pF, ceramic, 1500-2500V.	8, 9, 10

Notes:

- As shown, F₁ is intended to protect multiple converters (inputs paralleled) Q-series is safety rated by UL and TUV for use with as large as a 15 A fuse.
- Board level de-coupling capacitors, C_{DC1}, C_{DC2}, are typically located on PWB directly after backplane connector, decouples CM noise present on dc distribution bus.
- An input filter similar to the F4804 input filter (available from di/dt, Inc.) is required to meet EN55022/FCC Class B conducted requirements. See page 3 for typical filter circuit schematic.
- No input filter is required to meet EN55022/FCC Class A conducted requirements; however, the value of input capacitor, C_{IN1} must be increased to ~200 μ F.
- A shield plane, if used, should be buried in an internal board layer to prevent any electrical ISOLATION issues with converter placement and to maintain creepage distances between input and output. The shield plane may not be required for all applications.
- Jumper J₁ can be implemented to allow connection of shield plane to system frame ground, if EMI tests warrant the connection. Typically, J₁ is not connected; however, having the capability is good practice.
- Converter design can support significantly higher output capacitance values; refer to specific datasheet for maximum specification.
- Pads for EMI capacitors C_{IN2}, C_{IN3}, C_{CM1}, and C_{COM}, should be included in a layout, but all may or may not need to be populated, depending upon EMI environment of system.
- When no shield plane is specified, capacitors pairs C_{IN2}+C_{CM1} and C_{IN3} + C_{COM} may be replaced with single capacitors connected between the respective input and output terminals. In this case, the equivalent capacitance for the C_{IN2}+C_{CM1} pair will be ~4500 pF, and for the C_{IN3} + C_{COM} pair, ~6000 pF. Care should be used in connecting capacitors between input and output of the converter, depending upon the input-output isolation required by the application.
- Voltage rating for capacitors connected from primary to secondary (via a shield plane or not) depends upon the level of isolation required by safety agency requirements. If full isolation is required, each capacitor (C_{IN3}, C_{IN4}, C_{O2}, C_{O3}) should have a minimum rating of 1500 V. Otherwise, voltage ratings may be lower. Designer must verify system safety requirements.
- If used, route sense leads tightly to one another to avoid extraneous noise pick-up.
- Multiple converters can be controlled with one switch; however, in order to avoid marginal turn-on and associated noise issues, be sure switch capacity is sufficient to allow pull down of ON/OFF pin(s) to levels stated in datasheet.

EMI Considerations

Application Note 100




Fig. 2: Q-series dual output converter mounted on a typical application board
 Showing filter and all external components required to meet FCC or EN55022 Class B conducted requirements
 Viewed from component side looking through Q-series converter

Note: PWB designs for modern telecommunication and data communication application boards typically use multiple layer planes of continuous copper for routing of the -48V, -48V-return, and frame ground connections within the board. Use of multiple planes decreases board losses and EMI levels.

EMI Considerations

Application Note 100

Table 2 – Dual Output – see Fig. 2


Circuit Reference	Description	Typical Value	Notes
F1	Input Fuse	See datasheet for individual fuse ratings. (Littelfuse, Nanofuse SMF series)	1
C _{DC1} , C _{DC2}	PWB level input common-mode EMI suppression capacitors	3300-4700 pF, ceramic, 1500-2500V.	2
C _{IN1}	Input capacitor	47 μ F aluminum electrolytic or ceramic for Class B.	2
C _{IN2} , C _{IN3}	Converter level input common-mode EMI suppression capacitors	1000-4700 pF, ceramic, 2.5 kV	7, 8, 9
SW ₁	Remote ON/OFF	Switch for controlling converter ON/OFF function. Typically a FET or opto-isolator. (Not EMI affecting component)	10
J ₁	Jumper between shield plane and system frame ground.	See notes below.	5
C _{O1} , C _{O2}	Output bulk capacitances	Optional, typically not needed to meet EMI or datasheet specifications; however use of a 47 μ F ceramic can reduce output noise and ripple to less than 15 mV at full load.	6
C _{CM1} , C _{CM2} , C _{COM}	Output common-mode EMI suppression capacitors	1000-4700 pF, ceramic, 2.5 kV	7, 8, 9

Notes:

- As shown, F₁ is intended to protect multiple converters (inputs paralleled). Q-series is safety rated by UL and TUV for use with as large as a 15 A fuse.
- Board level de-coupling capacitors, C_{DC1}, C_{DC2}, are typically located on PWB directly after backplane connector, decouples CM noise present on dc distribution bus.
- An input filter similar to the F4804 input filter (available from di/dt, Inc.) is required to meet EN55022/FCC Class B conducted requirements. See page 3 for typical filter circuit schematic.
- No input filter is required to meet EN55022/FCC Class A conducted requirements; however, the value of input capacitor, C_{IN1} must be increased to ~200 μ F.
- A shield plane, if used, should be located in an internal board layer to prevent any electrical isolation issues due to converter placement and to maintain safety agency creepage distances between input and output. The shield plane may not be required for all applications.
- Jumper J₁ can be implemented to allow connection of shield plane to system frame ground, if EMI tests warrant the connection. Typically, J₁ is not connected; however, having the capability is good practice.
- Converter design can support significantly higher output capacitance values; refer to specific datasheet for maximum specification.
- Pads for EMI capacitors C_{IN2}, C_{IN3}, C_{CM1}, C_{CM2} and C_{COM}, should be included in a layout, but all may or may not need to be populated, depending upon EMI environment of system.
- When no shield plane is specified, capacitor pairs C_{IN2} + C_{CM1} and C_{IN2} + C_{CM2}, and C_{IN3} + C_{COM} may be replaced with single capacitors connected between the respective input and output terminals. In this case, the equivalent capacitance for the C_{IN2} + C_{CM1} and C_{IN2} + C_{CM2} pairs will be ~4500 pF, and for the C_{IN3} + C_{COM} pair, ~6000 pF. Care should be used in connecting capacitors between input and output of the converter, depending upon the input-output isolation required by the application.
- Voltage rating for capacitors connected from primary to secondary (via a shield plane or not) depends upon the level of isolation required by safety agency requirements. If full isolation is required, each capacitor (C_{IN2}, C_{IN3}, C_{CM1}, C_{CM2}, C_{COM}) should have a minimum rating of 1500 V. Otherwise, voltage ratings may be lower. Designer must verify system safety requirements.
- Multiple converters can be controlled with a single ON/OFF switch; however, in order to avoid a marginal turn-on condition and associated noise issues, be sure switch capacity is sufficient to allow pull down of ON/OFF pin(s) to levels stated in datasheet.

EMI Considerations

Application Note 100



Typical Input Filter Schematic (suitable for 24 or 48 V input converters)
Common-mode capacitors are not shown; see Table 1 Notes for details.

Schematic Notes:

1. C1 and C3 are 2 X 1 μ F; C2 is a single 1 μ F, all are ceramic rated at 100 V.
2. L1 is a common-mode choke, TDK ACM 0908–801–2P
3. L2 is a differential-mode inductor, Vishay, IHLP–252CZ–01, 5.0 μ H
4. Parts list as shown is capable of supporting of up to 4A of load.

For additional information, please contact

di/dt, Inc.

1822 Aston Avenue • Carlsbad, CA • 92008 • USA

USA Toll Free 866-WOW-didt (969-3438)

www.didt.com • support@didt.com

The information and specifications contained in this data sheet are believed to be accurate and reliable at the time of publication. However, di/dt, Inc. assumes no responsibility for its use or for any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of di/dt, Inc. Specifications are subject to change without notice. Copyright di/dt, Inc. 2001